Career Objective: To become a key resource for an institution, where I can explore my full potential, add to my learning curve, as well as contribute effectively and efficiently to achieve institution goals. To make the best use of my technical expertise in logic development & data analysis in academic and research based career. Looking for a career with the teaching and research having a global vision, which encourages creativity.



1.	Nam	Name in Full PUJA GHOSH									
2.	Educational Qualifications										
	Sl. No.	Degree Obtained	Discipli	Discipline Na		Jame of the University/Institute		% of Marks/ CGPA	Class/ Division		
	(i)	Ph.D.	VLSI	Nľ	T Silchar		2020	7.6	1 st		
	(ii)	M. Tech	ECE	ECE NI'		NIT Meghalaya		9.6	1 st		
	(iii)	B. Tech.	ETC	KI	IT University		2015	8.49	1 st		
	(iv)	XII Class	Physics, Chemistry Maths	r, Ch	inmaya Vidyalay	/a	2011	87.2 %	1 st		
	(v)	X Class	Maths, Science, English	Ba Scl	l Mandir Senior S hool	Secondary	2009	90.8 %	1 st		
	(vi)	Other if any									
3.	Ph.D. Degree Details										
	(i) Ph.	D. Thesis Title		Bandgap Engineered Selective Buried Oxide Tunnel FETs: Simulation, Modeling and Applications							
	(ii) Research area of Ph.D. Thesis work			Low Power Semiconductor Device (VLSI)							
	(iii) N	ame(s) of Supervisor(s)	& Address	Dr. Brinda Bhowmick, Associate Professor, ECE, NIT Silchar							
4.	M.Te	M.TechDegree Details									
	(i) M.Tech Dissertation Title Design and Implementation of To Addressable Memory (TCA Hierarchical Motion Estimation Processing							tion of Ter (TCAN Estimation	naryContent A) based for Video		
	(ii) Area of M.Tech.Dissertation work					VLSI Design					
	(iii) Name(s) of Supervisor(s) & Address					Dr. P. Rangababu, Assistant Professor, NIT Meghalaya					
5.	Number of Publications:										
		Natur	re		Published (SCI)		In-Press (SCI)				
	(i) Refereed Journals N		National (SCI)	Vational (SCI)		1					
	Inte		International (ternational (SCI)		12					
	National (Sc			ous)							
	International (S			Scopus)							
	(ii) Conference Proceedings SCI					2					
	Scopus										
	1		Web of Scienc	es							

6.	Reviewer of Journals							
	N	ame of the Journal	Name of the P	ublisher	National /International			
	Microelectronics Jour	nal	Elsevier		International			
	International Journal of	of Electronics	Taylor & Francis		International			
	International Journal of Aided Engineering	of RF and Microwave Computer-	Wiley	I	International			
7.	Number of Awards/	Prizes/Medals/Achievements:						
	Awarded (Title) Gold Medalist (M. Tech)							
	Proposed, if any	Qualified in Graduate Aptitude Test i	in Engineering (GATE)					
	Achievement	Speaker of Workshop on Recent 7 Applications, Organized by Microele	Trends in Microelectronic Devices, VLSI Circuits & Their lectronics Research Group (MERG), K. L. University					
8.	Technical Skill:							
	Tools Synopsys TCAD, Xilinx ISE, Cadence							
9.	Extra-Curricular Activities	Student Volunteer at International Co Communication (IESC), 2017 Student Volunteer at International C	onference on innovations in Electronics, Signal Processing and Conference on Recent Trends on Electronics and Computer					
10	Science (ICRTECS), 2019.							
10.	number of Short-Te	Name of the	s/Seminars Attend	led:	rea Coordinator/Ca			
	Course/Workshop/et	c. Course/Workshop/etc.	Agency	Period of Cou	Coordinator/ Co-			
	Course	Algorithms and Architectures for High Efficiency Video Coding	MHRD	5 th -9 th Septemb 2016	per, TEQIP			
	Workshop	Modeling of Novel Nanoelectronic Devices and Circuits for ULSI Technology	DST-SERB and TEQIP-III	26-30 April, 20	019 IEEE, EDS			
	Workshop	Nanofabrication Technologies	INUP	28-29, Januar 2019	y, Meity Government of India			
11.	Membership/Fellowship in Professional Bodies if any							
	Name	of the Professional Body	Membership sta	Membership status(Life/ Annual)				
	IEEE Electron Devices Society		Annual					
12.	Name of two referee	es with complete contact details incl	uding address, Tel	. Nos., Fax Nos	s., Email address			
	(i) Dr. Brinda Bhown	mick, Associate Professor, ECE, NIT Si	lchar, 9954806903,	brindabhowmic	k@gmail.com			
12	(ii) Dr. P. Rangababu, HOD &Assistant Professor, NIT Meghalaya, 8837225547, p.rangababu@gmail.com							
15.								
	(1) P. Ghosh and Tunnel Diod	d B. Bhowmick, "Investigation of Elec e TEET." <i>IEEE Transactions on Ultras</i>	trical Characteristics	s in a Ferroelect	ric L-patterned Gate Dual			
	 (ii) P. Ghosh and B. Bhowmick, "Analysis of kink reduction and reliability issues in low-voltage DTD-based SOI TEET." Micro & Nano Lattery, vol. 15, pp. 120–125, 2020. 							
	 (iii) P. Ghosh and B. Bhowmick, "Effect of temperature in selective buried oxide TFET in the presence of trap and its RF analysis" International Journal of RF and Microwave Computer-Aided Engineering, vol. 30, pp. 1, 9, 2020. 							
	 (iv) P. Ghosh, A. Roy, and B. Bhowmick, "The impact of donor/acceptor types of interface traps on selective buried oxide TFET characteristics." <i>Applied Physics A</i>, vol. 126, pp. 1-7, 2020. 							
	 (v) P. Ghosh and B. Bhowmick, "Deep insight into material-dependent DC performance of Fe DS-SBTFET and its noise analysis in the presence of interface traps,"<i>AEU- International Journal of Electronics and Communications</i>, vol. 117, pp. 153124(1-7), 2020. 							
	(vi) P. Ghosh and Journal of Sec.	d B. Bhowmick, "Optimization of Ferroe olid State Science and Technology, vol.	electric SELBOX TF 9,pp.023001, 2020.	ET and Ferroele	ectric SOI TFET,"ECS			
	(vii) P. Ghosh, R. temperature	Goswami, and B. Bhowmick, "Optimiz and its RF analysis", <i>Microelectronics</i> .	zation of ferroelectri <i>Journal</i> , vol. 92, pp.	c tunnel junction 104618 (1-5), 20	TFET in presence of 19.			
	(viii) P. Ghosh and performance	B. Bhowmick, "Reduction of the kink "Journal of Computational Electronic	effect in a SELBOX s, vol. 18, pp. 1182-	tunnel FET and 1191, 2019.	l its RF/analog			
	 (ix) P. Ghosh and B. Bhownick, "Effect of Temperature on Reliability Issues of Ferroelectric Dopant Segregated Schottky Barrier Tunnel Field Effect Transistor (Fe DS-SBTFET)" <i>Silicon</i> vol 12 pp. 1137-1144 2019 							
	 P. Ghosh and B. Bhowmick, "Optimisation of electrical parameters in Fe DSSBTFET and its application as a digital inverter," <i>International Journal of Electronics</i>, vol. 106, pp. 1617-1631, 2019. 							
	(xi) P. Ghosh and	(xi) P. Ghosh and B. Bhowmick, "Noise behaviour of $\delta p^+ Si_{1-x}Ge_x$ layer SELBOX TFET," <i>Indian Journal of Physics</i> ,						

	vol. 94, pp. 493-500, 2019.						
	(xii)	P. Ghosh and B. Bhowmick, "Low-frequency noise analysis of heterojunction SELBOX TFET," Applied Physics					
		A, vol. 124, pp. 1-9, 2018.					
	(xiii)	P. Ghosh and B. Bhowmick, "An Analytical Model of surface potential and capacitance in Heterojunction					
		SELBOX TFET," International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, 2021.					
14.	List of Conferences:						
	(i)	P. Ghosh, and P. Rangababu, "Design and Implementation of Ternary Content Addressable Memory (TCAM)					
		Based Hierarchical Motion Estimation for Video Processing," In International Symposium on VLSI Design and					
		Test, pp. 557-569, Springer, 2017.					
	(ii)	P. Ghosh, B. Bhowmick, "The Impact of Interface Traps (acceptor/donor) on Fe DS-SBTFET Characteristics," In					
		TENCON 2019-2019 IEEE Region 10 Conference (TENCON), pp. 73-77, IEEE, 2019.					
DECLARATION							
I here	eby, solen	anly declare that the information furnished in this application are true and correct to the best of my knowledge and					
belief	. If at a	ny time I am found to have concealed/ suppressed any material/ information or given any false details, my					
appoi	ntment sh	hall be liable to be summarily terminated without notice of compensation.					
		Pya Ghosh Signature of the Applicant					